Abstract. Controllers for dynamically recon gurable FPGAs that are capable of supporting multiple independent tasks simultaneously need to be able to place designs at run{time when the sequence or geometry of designs is not known in advance. As tasks arrive and depart the available cells become fragmented, thereby reducing the controller's ability t o place new tasks. The response times of tasks and the utilization of the FPGA consequently su er. In this paper, we describe and assess a task compaction heuristic that alleviates the problems of external fragmentation by exploiting partial recon guration. We i d e n tify a region of the chip that can satisfy the next request after the designs occupying the region have been moved. The approach is simple and platform independent. We show b y simulation that for a wide range of task sizes and con guration delays, the response of overloaded systems can be improved signi cantly.
Introduction
Recently, FPGA architectures have become partitionable and dynamically recon gurable | chips have become capable of supporting several independent o r interdependent tasks/designs at a time, and parts of the chip can be recon gured relatively quickly while the remaining tasks continue to execute 6, 1]. These new capabilities promise exciting new application areas and pose several challenging engineering problems, including the design of suitable controllers 4] . When the sequence of tasks to be performed by t h e c h i p i s k n o wn in advance the designer can optimize the use of resources o {line and design an appropriate static controller. However, when the sequence is not predictable, or the task designs are not xed, the controller needs to make allocation decisions on{line. Unfortunately, on{line allocation schemes that allocate contiguous resources su er from external fragmentation as variously sized tasks are allocated and deallocated. Tasks end up waiting in a queue despite there being su cient, albeit non{contiguous resources available to service them. The time to complete tasks is consequently longer, and the utilization of resources is lower than it could be, thereby contributing to the selection of larger, less utilized chips.
We are interested in alleviating this problem. Our aim is to satisfy the next allocation request to a dynamically recon gurable FPGA that is executing a set of tasks when it is not possible to satisfy the request without compaction. Two subproblems naturally arise:
1. how to identify a good allocation site, a sub{array of the requested size e ciently, a n d 2. how t o s c hedule the compaction so as:
(a) to free the allocation site of other executing tasks as quickly as possible, (b) to delay the tasks that are to be moved as little as possible, and (c) to complete compacting the tasks as quickly as possible. On a grid, it is NP{complete to decide whether or not a set of rectangular tasks can be placed orthogonally without overlap 3]. E cient heuristics are therefore sought. Partial task compaction to reduce fragmentation on meshes has been investigated by Y oun et al 7] . However, e ective heuristics needed to carry out the arbitrary rearrangements generated by Y oun's approach w i t h minimum delay to FPGA tasks are still being sought. In this paper we p r e s e n t a more structured heuristic that is simple, e ective, and platform independent. We describe a method that has the e ect of sliding the set of tasks to be compacted in a single direction along a single dimension while preserving their relative order. Without loss of generality, w e describe compacting the tasks to the right along the rows of the FPGA cells. Fig. 1 contains an example of such a one{way one{dimensional order{preserving compaction 2].
Allocation Site Tasks to be compacted In the following section we describe the assumptions leading to the FPGA task allocation model. In Section 3 we describe and analyze the algorithms used by the controller to compact FPGA tasks at run{time. We s h o w that it is possible to reduce the numb e r o f p o t e n tial allocation sites from O(H W) t o O(n 2 ), which is a considerable saving when the number of tasks is relatively small. Thereafter, we describe the construction of a visibility graph over the executing tasks that allows us to determine the feasibility and cost of freeing the executing tasks from each candidate site in O(n) time. In the worst case, we therefore spend O(n 3 ) time determining whether the incoming task can be allocated with compaction. The site that can be freed of executing tasks in minimum time, and thus satis es the request quickest of all, can be identi ed at the same time. In Section 4 we demonstrate by simulation the improvement in performance achievable by u s e of the compaction heuristic. Our conclusions appear in Section 5, which a l s o mentions areas for future research.
Model
For the remainder of this paper we use the terms \task" and \design" synonymously. A t the cost of possibly introducing internal fragmentation, we assume that a task and the used routing resources surrounding its perimeter, which m a y or may not be associated with the task, can be modeled as a rectangular sub{ array of arbitrary yet speci ed dimensions. We assume that the time needed to con gure a sub{array (place a design) is proportional to the size (area) of the sub{array since at worst, cells are con gured sequentially. Since the delay properties of commercially available chips are isotropic and homogeneous, we assume that the time needed to con gure a task and route I/O to it is independent o f the task's location.
Moving a task involves: suspending input to the task and waiting for the results of the last input to appear, or waiting for the task to reach a c heckpoint storing register states if necessary recon guring the portion of the FPGA at the task's destination loading stored register states if necessary and resuming the supply of input to the task for execution. We do not consider tasks with deadlines, and therefore assume that any t a s k m a y be suspended, with its inputs being bu ered and necessary internal states being latched until the task is resumed. The time needed to wait for the results of an input to appear, or for the task to reach a c heckpoint, is considered to be proportional to the size of the task, which, in the absence of feedback circuits, is the worst case. However, since the time to con gure a cell and associated routing resources is typically at least one order of magnitude greater than the signal delay of a cell or the latency of a wire, the latency of the design is considered negligible compared with the time needed to con gure the task. We i n vestigate the e ectiveness of recon guring the destination region of a task by reloading the con guration stream with a new o set. This approach naturally re{incurs the cost of placing the task, but is applicable to any device. In this paper we do not address the problem of rerouting I/O to a task that is moved. If I/O to tasks is performed using direct addressing, then tasks not being moved may be delayed by reloading the con guration stream of tasks being moved. We ignore this phenomenon here.
Overall management of tasks is accomplished in the following way. T asks are queued by a sequential controller as they arrive. A task allocator, executing on the controller, attempts to nd a location for the next pending task. If some executing tasks need to be compacted to accommodate the task, then a schedule for suspending and moving them is computed by the allocator. The allocator coordinates the partial recon guration of the FPGA according to the compaction schedule, and associates a control process with the new task and its placement. If a location for the next pending task cannot be found, the task waits until one becomes available following one or more deallocations as tasks complete processing.
We use the following notation in this paper: The FPGA of size F(H W) consists of H rows and W columns of con gurable cells arranged in a grid. We similarly de ne for each executing task T i a right cell interval, consisting of the the set of possible base locations for T n+1 were the left edge of T n+1 to abut the right edge of T i . A r i g h t cell interval is also de ned with respect to the left edge of the chip. The set of right cell intervals for s n+1 is thus de ned to be the set R = fC ci+xi max(1 r i ; r n+1 + 1 ) min(r i + y i ; 1 H ; r n+1 + 1 ) ] : 1 i n c i + x i W ; c n+1 + 1 g C 1 1 H ; r n+1 + 1].
The set of cells at the intersection of the set of top and right cell intervals is denoted B = T \ R .
These intervals, which de ne the minimumcost locations for placing the base of the incoming task T n+1 if it is to be allocated in the neighbourhood of T i , a r e illustrated in Fig. 2 . Theorem 2. If T n+1 can be a l l o cated b y m e ans of compaction, then the cost of freeing the executing tasks is minimized for an allocation site based at some cell in B.
Proof. The proof considers the time needed to free the space for the incoming task for all of its possible base positions as it is shifted along a row from the left edge of the FPGA to the right. Our assumption is that the cost to free an allocation site is at least proportional to the area of tasks that need to be moved out of the allocation site.
Let us consider the allocation site based at A r 1 1 r H ; r n+1 + 1 .
Executing tasks lying within the allocation site are to be compacted to the right. Assume the leftmost allocated cell(s) within the allocation site are in column C c . As the base of the allocation site is shifted to the right f r o m A r 1 to A r c , additional allocated tasks potentially become covered by the right edge of the allocation site, thereby increasing the time to free the site of occupying tasks. However, it is not until the rst task occupying the allocation site, T l say, is completely uncovered by the left edge of the allocation site that the time needed to free the site of occupying tasks potentially decreases, since while any cells of T l remain within the allocation site T l must be moved to the right o f i t . Thus it is only necessary to check allocation sites based in the columns of cells C xi+ci immediately to the right of executing tasks T i . The base is constrained from moving to either side with the potential of reducing the cost to free the allocation site by the presence of T i to the left, and the possibility o f c o vering additional tasks to the right. However, the columns C xi+ci need only be checked over the interval in which the task T i potentially intersects the allocation site, namely C xi+ci max(1 r i ; r n+1 + 1 ) min(r i + y i ; 1 H; r n+1 + 1)].
By a similar argument i t f o l l o ws that it is only necessary to check sites in the rows of cells R yi+ri immediately above executing tasks T i . These rows R yi+ri need only be checked in the interval in which the task T i intersects the allocation site, R yi+ri max(1 c i ; c n+1 + 1 ) min(c i + x i ; 1 W; c n+1 + 1)].
Consider the top cell interval associated with a task T i . The allocation site is constrained from moving below o r a b o ve it without potentially increasing the cost to free the site. Allocation sites based to the right o r l e f t o f t h e i n terval are potentially more costly than sites based within a column that intersects other top cell intervals. A similar argument applies to a right cell interval. Therefore if we consider potential bases within the top interval, the cost to free the allocation site is least where it intersects right i n tervals. These intersections are guaranteed to exist due to the fact that T n+1 cannot be allocated without compaction. u t Constructing the set B of potential bases for the incoming task requires O(n 2 ) time if each m e m ber of the set of right cell intervals is used to check for intersections against each m e m ber of the set of top cell intervals. Since O(n 2 ) potential base locations have t o b e i d e n ti ed, this is optimal in the worst case.
Assessing Allocation Site Feasibility
Allocation sites based at cells in B are not guaranteed to be feasible since it may not be possible to compact the executing tasks within the allocation site to the right d u e t o a l a c k of free cells. An e cient w ay o f a n s w ering this question for the O(n 2 ) possible sites is to build a visibility graph of the executing tasks thereby allowing the feasibility of a site to be determined in O(n) time.
De nition3. (After 5]) Task V dominates a t a s k T if, for some cell A rV cV of
V and some cell A rT cT of T , r V = r T and c V > c T . Where V dominates T , w e say t h a t V directly dominates T if there is no task U such that V dominates U and U dominates T. A visibility graph is the directed graph having the collection of executing tasks as vertex set for each pair of tasks T and V it contains an edge from T to V i V directly dominates T. We build the visibility graph in O(n 2 ) time from its roots to its leaves in the following way. The list of executing tasks is sorted into increasing base column order, where if two or more tasks share a column, they are sorted into increasing row order. For each t a s k w e create a graph vertex and insert it in sorted order. A v ertex already in the graph has associated with it the bottom{ and topmost rows covered by tasks in its subgraph. Vertex insertion can therefore be done in linear time by a depth rst search o f v ertices not visited before to determine whether the task is to the right of the subgraph or not. For each edge inserted, we associate the distance from the parent to the newly added child. After the graph has been built, we compute and store at each v ertex the maximum distance the task can be moved to the right b y summing the edge distances in a bottom{up fashion. Note that the distance the terminal nodes can be moved is given by their base columns and their widths. This nal step, which t a k es O(n) time, saves time during searching by eliminating the need to determine the cost of compaction for allocation sites that cannot be freed of executing tasks. 
Selecting the Best Allocation Site
We can identify the set of tasks to be compacted and the distance each i s t o b e moved by t r a versing each subgraph rooted in the potential allocation site. This traversal is needed to accumulate the cost of freeing the site as well since it is assumed to be proportional to the sum of the areas of the tasks that have t o be moved. These traversals, which t a k e O(n) time, are required for each feasible allocation site. The cost of freeing each of the potential allocation sites for our example is illustrated in Fig. 3 .
Scheduling the Compaction
Given a set of tasks that are to be compacted, the scheduling policy we i n vestigate moves tasks according to the visibility graph: a task is not moved until all tasks in its subgraph that must move h a ve m o ved. The policy attempts to minimize delays to executing tasks by suspending each task that is to be moved for the period needed to reload the con guration, and by m o ving a task onto a region of the FPGA that does not overlap any other executing tasks. Note that the scheduling policy moves the tasks occupying the allocation site last of all, and therefore does not minimize the time needed to free the allocation site. Scheduling the compaction is straightforward and requires time linear in the number of tasks to be compacted.
Experimental Evaluation
We e v aluated the performance of a simulated FPGA chip operating with and without compaction. The simulator queued and then allocated a set of random requests for service using two allocation methods: 1. With Compaction | attempted to satisfy the next pending request by compaction whenever the task could not be allocated by the Bottom{left method, and 2. Bottom{left Allocation | allocated the next pending task to the bottom{ leftmost free subarray whenever possible. Experiments were conducted to measure the performance under varying load, varying con guration delays, and varying task sizes. All experiments involved generating 10,000 requests for service to an F(64 64) chip. The service period generated for each task ranged uniformly between 1 and 1,000 time units. The task size per side and the intertask arrival period were independently generated random variables. Each experiment i n volved xing two of the maximum task size, maximum intertask arrival period, and con guration delay per cell, and varying the third. The amount of time a task spent w aiting at the head of the queue to begin entering the chip, the elapsed time between a task arriving and completing processing, and the chip utilization were measured.
E ect of System Load on Allocation Performance Task sizes were allowed to range up to 32 cells per side and the con guration delay per cell was set to 1/1,000 of a time unit, giving a mean con guration delay per task of about 0.3 time units. See Fig. 4(a) . At maximum inter{task arrival periods below 50 time units the FPGA was saturated with work as tasks arrived more frequently than they could be allocated. Compaction resulted in a reduction in mean allocation delay of approximately 19% at saturation, which caused a reduction in mean response time. The reduction in mean response time due to compaction increased from approximately 26% in the saturated region to over 75% at loads where the chip was coming out of saturation before falling to zero in the unsaturated region. Fig. 4(b) illustrates that the utilization was roughly 25% higher in the saturated region due to compaction. This bene t rapidly decreased to zero as the chip came out of saturation because compaction cannot in uence the inter{ task arrival period. Signi cantly, when compaction is used, the system has a higher load{bearing capacity, as evidenced by decreases in response times and utilization at greater task arrival frequencies.
E ect of Con guration Delay on Allocation Performance The performance bene ts due to compaction, though signi cant in saturated systems, are greatest when the system is coming out of saturation. We i n vestigated the response times in this operating range as the con guration delay per cell was increased from 1/1,000 time unit to 1,000 time units. Task sizes were again allowed to range up to 32 cells per side and the maximum intertask arrival period was set to 120 time units . Fig 4(c) indicates that at con guration delays of less than 50% of the mean service period, the performance bene t due to compaction was signi cant. E ect of Task Size on Allocation Performance To g i v e some indication of the relative performance bene ts as the maximum task size changes, Fig. 4(d) plots the mean allocation delay at saturation as the maximum task size was increased from 8 to 64 cells per side. The con guration delay per cell was set to 1/1,000 time unit, and tasks arrived at intervals of 1 time unit. The gure indicates that the performance bene t due to compaction increased as the maximum task size was increased from 8 since small tasks are more easily accommodated without compaction. The bene t decreased again as the maximum task size approached the chip size, suggesting that less opportunities for free fragment combination by one{dimensional ordered compaction presented themselves.
Concluding Remarks
In this paper we described an e ective heuristic for alleviating fragmentation by task migration in partially recon gurable FPGAs. The one{dimensional ordered partial task compaction method is generally applicable because it operates independently of the task scheduling and allocation method. It is platform independent since task are moved by reloading their con gurations. Simulations indicate that signi cant performance bene ts can be gained as the FPGA becomes saturated with work even when con guration delays are large. Further evaluation under real run{time conditions is desired.
Many research problems remain to be solved. These include: examining the possibility o f i m p r o ving the time complexity of compaction algorithms developing methods to relocate the tasks occupying an allocation site to arbitrary locations on the FPGA, which has the potential of improving the performance of compaction taking into account tasks with deadlines and, determining practical means of rerouting I/O to migrated tasks.
